ABSTRACT The sub-module of the modular multilevel converter (MMC) in practical engineering mainly adopt half-bridge sub-module (HBSM), which does not have the capability to clear dc fault current. Based on the analysis of the dc fault current path of traditional HBSM, this paper proposes a novel MMC sub-module with dc fault clearance capability. It adds a bidirectional switch and two diodes to the HBSM. When the dc fault occurs, the bypass absorption circuit is introduced into the arm through the diodes and the freewheeling effect of diodes is eliminated by the sub-module capacitor voltage. Thereby, the fault current can be extinguished rapidly and the requirement for the consistency of the trigger pulse is reduced. By comparing with the operation principle of the HBSM, it can quickly block the dc fault current without changing the original control and modulation strategy. Then, the fault clearance principle of the sub-module and the voltage stress of the key power devices are analyzed. The simulation results in MATLAB/SIMLINK have verified the validity and feasibility of the proposed sub-module topology in the dc fault current clearance.
I. INTRODUCTION
Compared with traditional AC transmission, high voltage direct current (HVDC) has the advantages of large transmission capacity, low cost, low loss and high reliability. At present, the two-level or three-level voltage source converter (VSC) topology is widely used in HVDC transmission projects, which has high switching loss and is susceptible to harmonic current [1] - [4] . In order to solve the above problems, German scholars R. Marquardt and A. Lesnicar proposed the MMC structure together in 2002 [5] . MMC replaces the series connection of the traditional VSC switching elements by sub-module cascade method. It has a higher level number, uses a lower switching frequency to obtain better waveform quality, so that the losses are reduced exponentially and the requirements for voltage resistance and switch consistency of the device are also lower. Therefore, the MMC-HVDC has become a research hotspot and development trend in the future VSC-HVDC field because of its unique technical advantages [6] - [8] .
The associate editor coordinating the review of this manuscript and approving it for publication was Sze Sing Lee. With the development of MMC to higher voltage, larger transmission capacity and longer distance transmission, the use of overhead line transmission with obvious economic and technical advantages has become an inevitable choice for future MMC-HVDC projects [9] . However, overhead line will inevitably face the problem of high probability of DC fault. Therefore, the urgent need for the MMC-HVDC system with overhead line is to quickly and reliably block DC fault and minimize the harm of transient overvoltage and overcurrent of DC fault to the system [10] . Now, there are three main ways of DC fault handling [11] :
• AC circuit breaker [12] . Although it is a relatively mature method to eliminate the DC-side fault through the AC circuit breaker, the method has slow response speed and long system recovery time. So it cannot achieve rapid fault clearance and recovery.
• DC circuit breaker [13] . Although the method is the most simple and convenient, the DC circuit breaker has some disadvantages such as arc extinguishing difficulty, high cost and immature technology. It is still in the experimental stage and has little application in practical engineering. • Adopting MMC sub-module with DC fault clearance capability. The method cuts off the DC fault current through the power devices of the converter itself and does not need mechanical equipment to operate. So the system recovery time is short and it has good industrial application value. Therefore, by improving the converter topology and using the converter itself to achieve rapid clearance of fault current has become a hot topic of theoretical research in recent years [14] - [20] . The initial MMC topology was proposed with the HBSM, but the sub-module does not have the ability to extinguish the DC fault short-circuit current due to the freewheeling diode. To remedy this shortcoming, Professor R. Marquardt, founder of the MMC, then proposed the MMC topology with full-bridge sub-module (FBSM) [14] and clamp double submodule (CDSM) [15] . But compared with HBSM, FBSM and CDSM also have some problems. The switching devices of FBSM are twice as much as that of HBSM, which leads to increased loss and higher cost of MMC. Although the number of switch devices of CDSM is in the intermediate state and it is economical, the sub-module contains two capacitors and has a complex structure and a certain degree of coupling. It increases the difficulty of system control, submodule packaging, industrial design and reduces the reliability of the system. In recent years, scholars around the world have proposed diode-clamp sub-module (DCSM) [16] , hybrid sub-module (hybrid SM) [17] ,series-connected double sub-module (SDSM) [18] , enhanced hybrid sub-module (EHSM) [19] and other capacitor voltage clamp sub-modules with DC fault clearance capability, but the control difficulty and manufacturing cost of these sub-modules are much higher than that of HBSM. Furthermore, they have no obvious advantages over CDSM in control. The reverse blocking half bridge sub-module (RB-HBSM) proposed in [20] is a selfblocking fault clamp sub-module. Although the control of this sub-module is relatively simple, it has a high requirement for the consistency of trigger pulse and poor reliability. In comparison, the control of HBSM is the simplest and the modulation strategy, system parameter design, voltage equalization method and circulation suppression [21] - [24] of HBSM-MMC have been deeply studied.
To solve the above problems, this paper proposes a novel MMC sub-module topology which is diode clamp with bidirectional switch sub-module (DCBSSM). The sub-module adds a bidirectional switch and two diodes on the basis of HBSM and the control method of it is simple (the control signal of the HBSM can be fully utilized). The sub-module capacitor is introduced into the bridge arm through the diodes and the freewheeling diodes are blocked by the capacitor voltage. This makes it possible to extinguish the fault current in a very short time. Section II introduces the operation principle of the new topology and compares its operation mode with that of HBSM. The control of the sub-module is as simple as that of HBSM. In Section III, the DC fault clearance principle of the novel topology is described in detail on the basis of the Section II, and then the voltage stress of the power devices are analyzed. Section IV verifies the validity of this topology through simulation results conducted in MATLAB/SIMLINK. Finally, Section V summarizes the whole paper and makes conclusions. 
II. SM TOPOLOGY AND ITS OPERATION PRINCIPLE
A. DCBSSM TOPOLOGY Figure 1 shows the topology of the three-phase MMC. Point O represents the zero potential reference point. MMC is composed of three identical phase units and each phase unit is composed of two fully symmetrical upper and lower arms. Each arm consists of N series-connected sub-modules and an arm inductor L. The main function of the inductor L is to suppress the impulse current caused by the fault of DC bus and the inter-phase circulating current caused by the incomplete equal instantaneous value of DC voltage of each phase arm, to protect the power devices of MMC and to improve the reliability of the system. The number of submodules input by each phase unit during normal operation is N to maintain a constant DC voltage. Where, U dc is the DC-link voltage of MMC. With its advantages of simple topology, easy encapsulation, low loss, simple control and so on, HBSM has become the most commonly used submodule topology of MMC in engineering. Its topology is shown in Figure 2 . However, after a short-circuit fault occurs on the DC-side and the sub-module is blocked, the AC system will continuously feed the fault current through D 2 to the short-circuit point, which will seriously affects the reliability of the system.
Aiming at the problem that HBSM can't extinguish the fault current through blocking when the fault occurs, this paper proposes a diode clamp with bidirectional switch Figure 3 . In this topology, a diode in reverse parallel connection of IGBT in HBSM lower tube is replaced by four diodes to form a bidirectional switch, and an IGBT (T 2 ) with reverse parallel diode (D 2 ) and two diodes (D 7 , D 8 ) are added. During normal operation, the sub-module are inserted by T 1 and T 2 and bypassed by the bidirectional switch (T 3 ). The output voltage of the sub-module are u C and 0.
sub-module (DCBSSM). The topology is shown in

B. DCBSSM OPERATION PRINCIPLE
The operating mode of the DCBSSM is identical to that of the HBSM, but T 1 and T 2 are always in the same switching state. The charging and discharging process of the storage capacitor and the input and cut of the sub-module is realized by alternately turning on and off of T 1 , T 2 and T 3 . a) When T 1 and T 2 are in on state and T 3 is in off state, the sub-module is inserted and the output voltage is the capacitor voltage u C . b) When T 1 and T 2 are in off state and T 3 is in on state, the sub-module is bypassed and the output voltage is 0. c) When T 1 , T 2 , and T 3 are all in off state, the sub-module is in blocked state. During the normal operation, the current paths of the sub-module are shown in Figure 4 . On the occurrence of DC faults, all IGBTs should be blocked immediately. Due to the bidirectional switch, the fault current cannot flow directly to the short-circuit point. Instead, the capacitor of the sub-module is connected to the arm through four diodes (D 1 , D 2 , D 7 , D 8 ) and the freewheeling diodes is forced to be turned off by the reverse capacitor voltage so as to cut off the fault current. DCBSSM belongs to the capacitor voltage clamp sub-module. During the blocked state, the power devices will not bear the surge voltage, which is beneficial to improve the reliability of fault current clearance. The switching states of DCBSSM are shown in Table 1 , where ''1'' and ''0'' indicate on and off respectively.
During the normal operation of DCBSSM, D 7 and D 8 are always in the off state due to the reverse capacitor voltage. The operation states of T 1 and T 2 should be identical. T 1 and T 2 is equivalent to the T 1 of HBSM and T 3 is equivalent to the T 2 of HBSM. Therefore, the DCBSSM can fully adopt the control method and the capacitor voltage balance control strategy of HBSM.
Like FBSM and CDSM, DCBSSM increases the switching loss and conduction loss of the system compared with HBSM due to the presence of additional T 2 during normal operation. Table 2 shows the comparison of the number of switches, the blocking capability and the control difficulty of different sub-module topologies. As can be seen from Table 2 , the improvement of the half-bridge sub-module in this paper achieves the blocking ability of the fault current on the DC side and also avoids the problem of difficult control.
III. DC-SIDE FAULT CLEARANCE PRINCIPLES A. DC-SIDE FAULT CLEARANCE PROCESS
If U dc is the DC-link voltage of MMC in normal operation, N is the number of half-bridge sub-modules required for each arm. Since the output voltage levels of DCBSSM and HBSM are exactly the same, the number of DCBSSM required for each arm is N at the same voltage level.
It is assumed that a pole-to-pole short-circuit fault occurs on the DC side of the system. According to the process of the VOLUME 7, 2019 DC side fault detected by the protection system to all IGBTs being blocked, the process of MMC pole-to-pole short-circuit fault can be divided into two stages: before blocking and after blocking.
Stage 1: before blocking. At this time, all IGBTs are turned on and off according to the normal operation pulse trigger signal. When the fault occurs, the capacitor in the sub-module that is in the input state is discharged through T 1 and T 2 . The discharge circuit is shown in Figure 5 . The R dc in Figure 5 is the equivalent resistance from the fault point to the DC side of the converter. Stage 2: After blocking. When the fault current rises rapidly, the control protection system detects the fault and blocks all IGBTs. The sub-module capacitors stop discharging. The bridge arm is equivalent to a series connection of N capacitors and 2N diodes and the AC side current charges the capacitors of all the sub-modules in series. The capacitor is introduced into the arm through the sub-module diodes and uses the capacitor reverse voltage to force the freewheeling diodes to be turned off so as to cut off the fault current. The key to measure the DC fault ride-through capability of a submodule is to analyze the flow path of the internal current of the sub-module. There are two modes according to the current direction after the sub-module is blocked. The current path in the two modes is shown in Figure 6 .
Taking the phase A and phase C as an example, when the direction of the arm current at the initial instant is in the positive direction, the current path of the sub-module includes two diodes (D 1 , D 2 ) and one capacitor (C), as shown in the Figure 6 (a). The current path inside the MMC is shown in Figure 7 (a). Each current path is composed of 2N number of D 1 , D 2 and capacitor (C) in series connection. According to KVL, voltages of the circuit can be obtained as
where U AC (t) is the line voltage of phase A and phase C in AC system. U r (t) is the residual voltage between positive and negative poles of the DC-side after pole-to-pole short circuit fault occurs. The voltage of the capacitor C is
Therefore, the voltage of the two diodes (D 1 , D 2 ) can be expressed as
When the system is in normal operation, the AC system voltage and the DC-link voltage meet
where U P and U L−L are the phase and line-to-line voltage amplitude of the AC system respectively and m is the modulation degree (m <1). Therefore, the line-to-line voltage amplitude of the AC system is
Then, it can be obtained that
It can be concluded from equation (6) that diodes D 1 and D 2 can rapidly cut off the fault current path due to the reverse voltage, thus achieving the purpose of the fault current clearance.
Similarly, when the direction of the arm current at the initial instant is in the negative direction, the current path of the sub-module includes two diodes (D 7 , D 8 ) and one capacitor (C), as shown in the Figure 6 (b). The current path inside the MMC is shown in Figure 7 (b). Each current path is composed of 2N number of D 7 , D 8 and capacitor (C) in series connection. According to KVL, voltages of the circuit can be obtained as
where U CA (t) is the line voltage of phase C and phase A in AC system. Combined with the formula (2), the voltage of two diodes (D 7 , D 8 ) can be expressed as
Combined with formula (5), it can be obtained that From formula (9) , it can be concluded that diodes D 7 and D 8 are in the reverse off state to rapidly cut off the fault current path, so as to achieve the purpose of the fault current clearance.
In summary, under the blocked state, regardless of the initial direction of the arm current, all diodes are in off state due to the reverse voltage. So that the bridge arm current decays to zero rapidly. Moreover, the power devices will not bear the surge voltage during the blocking process, so the reliability of the fault current clearance can be improved. Therefore, the MMC sub-module topology proposed in this paper has the ability to quickly clear DC fault current.
B. VOLTAGE STRESS OF POWER DEVICES
In order to have a better practical application in engineering, it is necessary to analyze the voltage stress of the power devices proposed in this paper. Since 
where U D1 (t) and U D8 (t) are the voltage of D 1 and D 8 respectively.
There are two conditions for the voltage stress of T 3 and its four reverse parallel diodes as described below. 
where u D (t) is the voltage of all diodes in the bidirectional switch.
Under the blocked state, due to the bidirectional switch is bypassed by the bypass absorption circuit, there is no spike voltage appearing at T 3 and the voltage of T 3 is less than the capacitor voltage. At this time, the voltage of the diodes in parallel with T 3 is not greater than the voltage of T 3 . Therefore, the maximum voltage of all power devices in the bidirectional switch is not greater than the capacitance voltage.
C. PROTECTION SCHEME
When a DC fault occurs in the DCBSSM-MMC system, there are several stages of fault current from occurrence to clearance. The protection method is shown in Figure 8 . After the DC fault is detected by the protection system, the converter stations should quickly block all IGBTs to clear the fault current. The protection methods for transient DC fault and permanent DC fault are different. For transient faults, all IGBTs are blocked. When the fault current is blocked and gradually decays to zero, try to unlock the IGBTs to re-establish the DC voltage. If there is no overcurrent condition in the process, the fault is determined to be a transient fault and the power supply can be quickly restored. If the DC bus current exceeds the limit again after the IGBTs is unlocked, all IGBTs are blocked again. If the system does not meet the normal operation conditions after multiple restarts, it is determined that the fault is a permanent fault. For permanent faults, after blocking all IGBTs, the AC breaker should be tripped to remove the converter from the power system for fault isolation and repair.
During the protection, the fault can be cleared within 10ms, which can protect the power electronic devices in the submodule effectively. Therefore, the proposed new sub-module topology can significantly improve the fault blocking and recovery capability of the transmission system.
IV. SIMULATION RESULTS
In order to verify the validity of the proposed new topology in DC fault current clearance, this paper builds a DCBSSM-MMC simulation model based on MATLAB/SIMLINK and analyzes the most serious DC pole-to-pole short circuit fault in HVDC transmission system. This paper mainly focuses on the DC fault characteristics of a single converter and is limited by the comprehensive factors such as simulation environment and simulation speed. Therefore, the simulation adopts a unilateral MMC model to improve the simulation efficiency and the other end of the MMC is replaced by a DC resistance, as shown in Figure 9 . The specific electrical parameters of the simulation model: Rated active power is 3.6MVA, Rated DC voltage is 6 kV, Rated AC voltage is 3.06 kV, The number of sub-modules of each arm: N = 3, The capacitance of each sub-module is 10 mF, The inductance of each arm is 4 mH, The capacitance voltage of sub-modules is 2 kV. Although the system parameter capacity of the simulation model in this paper is small, the conclusions obtained from this model are also applicable to high capacity HVDC system and can be extended to DCBSSM-MMC with any number of levels. In this paper, the DC pole-to-pole short circuit fault is simulated and analyzed. Figure 10 and Figure 11 show the waveforms of the topology proposed in this paper during permanent DC faults. After the system is stable, a fault occurs in the system at 1.0s and all sub-modules in the converter station are blocked after 0.1ms. Figure 10 shows the AC and DC side simulation waveforms of the MMC using the proposed topology in this paper during the fault clearance process. Figure 10(a) shows the current of the phase A arm. After all sub-modules are blocked, since the diode freewheeling effect is eliminated by the sub-module capacitor reverse voltage, the AC system no longer feeds the fault current to the fault point and the arm current is rapidly decayed to zero. Therefore, the protection of the internal power devices of the arm is realized. Figure 10(b) shows that after blocking, the AC current is simultaneously decayed to zero, thereby avoiding relying on the circuit breaker to extinguish the fault current. Due to the blocking effect of DCBSSM on the fault current, the DC current is rapidly decayed to zero, but it should be noted that the DC current undergoes a transient process that rapidly increases first and then decreases to zero, as shown in Figure 10 (c). Figure 10(d) shows the change of the DC-side voltage. After all sub-modules are blocked, the DC voltage is rapidly decayed to zero. Figure 11 shows the simulation waveforms of the DCBSSM during the fault clearance process. Figure 11(a) shows the change process of the capacitor voltage of the phase A upper arm sub-module before and after blocking. Before blocking, the sub-module capacitor has a short discharge process and the voltage decreases. After blocking, the capacitor voltage of the sub-module basically remains unchanged and maintains near the voltage value before the fault. It can be seen that the initial value of the reverse electromotive force provided by the sub-module in the AC feeding circuit is not less than the peak value of the AC voltage. Therefore, the charging process is short and the fault clearance speed is guaranteed. From the above analysis of the voltage stress, it can be seen that the operation states of T 1 , T 2 and D 7 , D 8 is Figure 12 shows the waveforms of the topology proposed in this paper during transient DC fault. A fault occurs in the system at 1.0s and all sub-modules in the converter station are blocked after 0.1ms. The fault duration is 0.1s. The fault disappears after 1.1s and all IGBTs are unblocked after 1.1001s. After the fault is cleared and the converter is unblocked. It can be seen from Figure 12 (a) that the sub-module capacitor has a short charging process, causing its voltage to rise slightly; then it is quickly restored to normal state. The DC current in Figures 12(b) , DC voltage in Figures 12(c) and AC current in Figures 12(d) can rapidly return to normal operation. As can be seen from Fig. 12 , the entire system is restored to the normal condition. In summary, the DCBSSM-MMC topology proposed in this paper has a good DC fault current clearance capability.
V. CONCLUSION
This paper has presented a novel MMC sub-module topology (DCBSSM) with DC fault clearance capability. Compared with other sub-modules with similar capability, this sub-module is consistent with the control of the traditional HBSM. It has the capability of DC fault clearance while retaining the advantages of simple control. By analyzing its DC fault clearance principle and the voltage stress of power devices, it is found that the required rated voltage of each power device is less than the capacitor voltage. Therefore, the device specifications of HBSM can be used for the selection of its devices. The simulation results show that the proposed sub-module can quickly clear the DC fault current and greatly improve the reliability of the system. Since the control of the sub-module is consistent with that of HBSM, the complexity of the system is reduced, so it has a good prospect in the application of long-distance overhead line HVDC transmission.
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